
Fundamentals of Ultra-Low Voltage Embedded Memory Design

Eric Karl

Intel Fellow, Director of Embedded Memory Circuits & Technology
Technology Development, Intel Corporation

Live Q&A Session: February 20th, 2022, 7-7:20 AM PST

Introduction

Eric Karl, Intel Fellow, Technology Development




- ❑ BS & MS in Electrical Engineering from Univ. of Michigan
- ❑ Ph.D. in Electrical Engineering from Univ. of Michigan
- ❑ SRAM Design Lead at Intel TD, 2008-2013
- ❑ Memory Circuit Technology Leader at Intel TD, 2013-2020
- ❑ Director of Advanced Design at Intel TD, 2020-Present

- ❑ Area of Expertise: Memory Design & DTCO
 - Embedded Memory Design – SRAM, Register Files, Fuse/OTP
 - Advanced Logic Process Technologist
 - Design Technology Co-optimization
 - Digital Logic Library Development & Optimization

Outline

- Embedded Memory Trends
- SRAM: The Embedded Memory Workhorse
- Register Files: Special, High-Performance Memory for “XPU”
- Logic Sequentials: Ultra-Low Voltage Flip-Flops
- System Design: Putting it all together
- Conclusion


Modern Memory Hierarchy



In a hierarchical memory system, the entire addressable memory space is available in the largest, slowest memory and incrementally smaller and faster memories, each containing a subset of the memory below it, proceed in steps up toward the processor.

Source: Shanthi, Web

Modern Memory Hierarchy




This hierarchical organization of memory works because of the **Principle of Locality**. Programs access a relatively small portion of the address space at any moment. There are two different types of locality:

- **Temporal Locality**: If an item is referenced, it will tend to be referenced again soon
- **Spatial Locality**: If an item is referenced, items whose addresses are close by tend to be referenced soon

Source: Shanthi, Web


- Modern hardware relies upon temporal and spatial locality of memory accesses to create a high-capacity, high performance and energy efficient virtual memory system

System Memory Bandwidth Challenges




- Peak compute performance has improved at a much faster rate than bandwidth to high-capacity system memory over the last decade

Bandwidth Gap driving SRAM Cache



Intel Ponte Vecchio

16 Compute Tiles
64MB Total L1 Cache
408MB Total L2 Cache
8 HMB2e Tiles




AMD Zen3 with 3D V-Cache

8 Compute Cores
512kB Total L1 Cache
4MB Total L2 Cache
Up to 96MB Shared L3 Cache

- ❑ Bandwidth gap to main memory is driving **increased SRAM in package**
- ❑ Latest products exceeding Gbit levels of integration in last level SRAM cache


Demand for Energy Efficient Cache



- Compute and associated high activity embedded cache faces ever-increasing pressure deliver **sustained energy efficiency improvement and operate at ultra-low voltages**

Memory-Centric Computing

Compute inside Memory




- Reduced Data Movement Energy
- Energy Efficient Compute using Array Structure

Compute near SRAM Cache

An 8-core RISC-V Processor with Compute near Last Level Cache in Intel 4 CMOS
Gregory K. Chen, Phil C. Knag, Carlos Tokunaga, Ram K. Krishnamurthy
Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA, gregory.k.chen@intel.com

Abstract- An 8-core 64b processor extends RISC-V to against the store queue to prevent out of order accesses to the perform multiply accumulate within shared last level cache. same $RCNC$. The load unit allows speculative out of order RD_{CNC} .



- Reduced Data Movement Energy

Compute near DRAM Memory

Aquabolt-XL: Samsung HBM2-PIM with in-memory processing for ML accelerators and beyond

Jin Hyun Kim, Shin-haeng Kang, Sukhan Lee, Hyeonsu Kim, Woongjae Song, Yuhwan Ro, Seungwon Lee, David Wang, Hyunsung Shin, Bongsang Phuah, Jinyun Choi, Jin Se, YeonGon Cho, JoonHo Song, Jangseok Choi, Jeonghyeon Cho, Kyomin Sohn, Youngsoo Sohn, Kwangil Park, and Nam Sung Kim
Samsung Electronics

ISSCC 2022 / SESSION 11 / COMPUTE-IN-MEMORY AND

11.1 A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications

Seongju Lee, Kyuyoung Kim, Sanghoon Oh, Joonhong Park, Gimoon Hong, Dongyoon Ka, Kyudong Hwang, Jeongje Park, Kyeongpil Kang, Jungyeon Kim, Junyeol Jeon, Namsung Kim, Yongkee Kwon, Kornijuk Vladimir, Woojae Shin, Jongsoo Won, Minkyu Lee, Hyunha Joo, Haerang Choi, Jaewook Lee, Dongur Ko, Youngnam Jun, Keewon Cho, Ilwanna Kim, Chaunski Song

- Reduced Data Movement Energy

- ❑ Emerging Memory-Centric computing models **targeting energy efficiency**
- ❑ Most schemes will require basic memory operation **at ultra-low voltages**

Outline

- Embedded Memory Trends
- **SRAM: The Embedded Memory Workhorse**
- Register Files: Special, High-Performance Memory for “XPU”
- Logic Sequentials: Ultra-Low Voltage Flip Flops
- System Design: Putting it all together
- Conclusion



Static Random Access Memory (SRAM)

- ❑ The workhorse embedded memory element in advanced CMOS technology
- ❑ Bi-stable, volatile storage element
- ❑ Can be constructed without logic process cost adders in advanced nodes

M1 / M6: Pass-gate (PG)


M2 / M4: Pull-up (PU)

M3 / M5: Pull-down (PD)



6T SRAM Read: Basic Operation


- ❑ Precharge and equalize bitlines (BL & BLB)
- ❑ Assert bitcell wordline signal (WL)
- ❑ Develop differential signal on bitlines ($\sim 50+$ mV)
- ❑ Trigger sense amplifier (SAEN) to amplify small signal to large output signal



Precharge
& Equalize


Multiplexor
(optional)

Sense
Amplifier



6T SRAM Read: Performance Concerns

Read Performance Failure





□ Read Performance Failures are influenced by variation in the following parameters:

- Bitcell Read Current
- Bitline Capacitance
- Bitline Resistance
- Wordline RC
- Sense Amplifier Mismatch


□ Read performance failures in SRAM arrays are driven by insufficient voltage differential development between BL and BLB nodes leading to sense amplifier failures

6T SRAM Read: Stability Concerns



- Read stability failures result in a bitcell that loses state during a read operation due to charge injection from bitline to internal nodes


Static Noise Margin Analysis (SNM)




Source: Seevinck, JSSC 1987

- Left and Right side are decoupled and BL/BLB nodes are held at VCC
- Voltage transfer curves are superimposed to find SNM (the largest square that fits between the transfer curves)

Retention SNM
(WL='0')




Read SNM
(WL='1')




Dynamic Stability

- Static noise margin (SNM) analysis is a safe worst-case on read stability
 - Static bitline voltage can be pessimistic if array design allows discharge
 - Read stability “state flips” have a latency → static assumption is worst case
- Dynamic stability margin analysis is more accurate for modeling to absolute lowest voltages possible


Read Stable



Read Unstable




Measured 45nm SRAM




6T SRAM Write: Basic Operation

- Drive bitline pair to opposite states through write driver and multiplexor circuit
- Assert bitcell wordline control signal
- Internal nodes of bitcell (N0 and N1) change state to reflect new written data





Multiplexor
(optional)

Write Driver





6T SRAM Write: Margin Concerns




- ❑ Write margin failures occur when NMOS passgate devices are incapable of overwriting state held by the cross-coupled inverter pair
- ❑ Driven by NMOS passgate contention with PMOS pullup device

Static Write Voltage Margin (WVM)




- ❑ In static write voltage margin measurement, bitline (BL) is held at VCC and bitline bar (BLB) is ramped down
- ❑ Random Variation analysis is usually applied to assess functionality under specific process skew, voltage and temperature conditions
- ❑ Write Voltage Margin is the bitline voltage at which the bit flips

Dynamic Write Margin



- ❑ Static write voltage margin is **usually optimistic**
- ❑ Dynamic write margin simulation is able to best capture the interaction between the bitcell and peripheral circuits
 - Time-dependent writability (i.e. write-at-speed)
 - Bitline resistance and capacitance impact
 - Peripheral circuit impact
 - Cross-coupling effect from neighboring signals




Simulation waveform of a write operation with TVC is shown

6T SRAM: Bitcell Design Considerations


SRAM design must balance *conflicting requirements* for stability and write margin

**Stability
Margin**




+

**Write
Margin**




=

Bitcell Margin vs. Targeting




- ❑ Device sizing and targeting in SRAM is central to delivering adequate margins
- ❑ Higher margin cells can operate at lower voltages without electrical failures

6T SRAM: Bitcell Design Considerations




- Bitcell read current and leakage requirements place additional constraints on cell design
 - NMOS targeting is constrained by minimum acceptable read current (cell performance)
 - NMOS and PMOS targeting is constrained on the strong side by maximum acceptable leakage current
- Landing zone for SRAM to meet V_{MIN} (margins-driven), performance and leakage requirements is challenging in advanced CMOS technologies

Variation: Random vs. Systematic



- Random variation determines the contours of constant memory V_{MIN}
 - Random variation is a top concern for memory V_{MIN} in scaled technology
- Memory V_{MIN} target and random variation dictates the process systematic variation landing zone

Systematic Variation Challenges




- ❑ New technologies continue to introduce new forms of systematic variation
- ❑ Challenging to meet goals of memories accounting for systematic variation

Write Assist Circuits for SRAM


- ❑ Negative bitline and voltage collapse are the most common write assists

Assist	Negative Bitline	Supply Voltage Collapse	Ground Voltage Increase	Wordline Boost
Description	Coupling of low bitline below ground to increase passgate gate-source voltage	Collapse of active column cell supply to weaken latch contention	Increase of active column ground supply to weaken latch contention	Increase in wordline voltage during write to increase passgate gate-source voltage
Type	Strengthens Pass-gate	Reduces Latch Strength	Reduces Latch Strength	Strengthens Pass-gate
Adoption	Common	Common	Uncommon	Uncommon




Source: Mann, SSE 2010

Voltage Collapse Write Assist




- ❑ Collapse bitcell VCC supply node to weaken PU and reduce write contention

Voltage Collapse Write Assist




- Unselected bitcells along the column have **dynamic retention** risks (lose state)

Transient Voltage Collapse (TVC) Assist




Source: Wang, IEDM 2011



- ❑ VCS can be temporarily collapsed below Data Retention Voltage (DRV)
- ❑ Timing and level are sensitive to leakage paths (transistor, defects, etc.)

Negative Bitline (NBL) Write Assist





- ❑ Negative voltage on BL → strengthen passgate → break write contention

Source: Karl, IEDM 2012

NBL Write Assist Implementation


- ❑ Coupling timing tricky
 - Early → Degraded V_{MIN}
 - Late → Timing Impact
- ❑ Risk: Large negative voltage
 - Reduce charge on cap prior to coupling
 - Disable NBL at high VCC



Source: Chang, ISSCC 2015


Active Write Assist Comparison

22nm FinFET (VLSI'18)



- Both TVC and NBL circuits demonstrated to deliver 200-300mV V_{MIN} enhancements on multiple nodes

16nm FinFET (ISSCC'14)




Source: Chen, ISSCC 2014

Read Assist Circuits for SRAM



- Wordline Underdrive is the most common SRAM read assist circuit

Assist	Increase Global VCC	Negative VSS at Bitcell	Boosted VCC at Bitcell	Wordline Underdrive
Description	Coupling of low bitline below ground to increase passgate gate-source voltage	Collapse of active column cell supply to weaken latch contention	Increase of active column ground supply to weaken latch contention	Increase in wordline voltage during write to increase passgate gate-source voltage
Type	Strengthens Latch	Strengthens Latch	Strengthens Latch	Reduce Noise into Latch
Adoption	Uncommon	Uncommon	Uncommon	Common



Source: Mann, SSE 2010


Wordline Underdrive (WLUD) Read Assist



- WL voltage adjusted to tradeoff read stability vs. write margin / performance

Wordline Underdrive (WLUD) Read Assist


- It's a tradeoff knob → No read vs. write margin enhancement
- Usage can eliminate passgate targeting masks in some technologies
- Levels can be adjusted post-fabrication to correct for systematic variation



Source: Karl, ISSCC 2012

WLUD Read Assist Implementations

- ❑ Often implemented with simple voltage divider in SRAM row decoder driver
- ❑ Tunable pull-down NMOS or PMOS devices utilized to adjust strength
- ❑ Energy and area overhead are very modest, on the order of 1-2%




Outline



- Embedded Memory Trends
- SRAM: The Embedded Memory Workhorse
- Register Files: Special, High-Performance Memories for “XPU”
- Logic Sequentials: Ultra-Low Voltage Flip-Flops
- System Design: Putting it all together
- Conclusion

What is a Register File?

- ❑ A register file is an array of memory registers located in an CPU/GPU
- ❑ Register files are typically the lowest level of the memory hierarchy, and have **relatively high memory access rates** to support co-located execution units
- ❑ Modern register files are often implemented with **multi-ported memories** to **avoid data access conflicts** that can stall parallel execution units




Intel Arc A-series GPU




How Multi-ported Memory Helps


Sequential Access




Parallel Access



Single-Port Memory




Dual-Port Memory



- ❑ Single-port memories have address access restrictions when attempting to increase read/write bandwidth per cycle
- ❑ Native, Multi-ported memories can be used to avoid access restrictions


2RW Dual-Port SRAM

- Simple Idea → More passgates!
- Arrays support:
 - 2 reads concurrently
 - 2 writes concurrently
 - 1 read/1 write concurrently
- Requires stronger M3/M5 → additional noise injection from M1/M6/M7/M8 devices during reads



- “True” 2RW dual-port SRAM provides the most flexible access characteristics for a 2-port memory, but introduces unique margin and timing challenges


2RW DP-SRAM: Supported Array Accesses





- ❑ Same-row access introduces “Double Dummy Read” in un-accessed cells
- ❑ Same-row different column introduces “Single Dummy Read” interacting with read/write operations in the selected cells
- ❑ Write on both ports to the same cell is not commonly supported

2RW DP-SRAM: Bitcell Stability

Different Row
(like SP-SRAM)





Same Row
(unique to DP-SRAM)



- ❑ Same-row accesses introduce concurrent read or dummy read operations
- ❑ This reduces the noise margin (cell read stability) and requires a larger bitcell design (larger NMOS PD) or external circuit assists to stabilize the cell



2RW DP-SRAM: Read Disturb Write



- ❑ Dummy read creates additional contention with write operation
- ❑ Dummy read bitline is commonly held in precharge state (at VCC) to avoid interfering with write operations on other ports

Source: Ishii, JSSC 2011


2RW DP-SRAM: Read Disturb Read





- ❑ Same-row access also sets the worst case read current
- ❑ Dummy read colliding with read operation in the same row, leads to the lowest read current (since dummy BLs are held at VCC)

Source: Ishii, JSSC 2011

2RW DP-SRAM: WL Skew Sensitivity




- ❑ DP-SRAM ports are often clocked independently (asynchronous access)
- ❑ Timing alignment of disturb WL to access WL in Same-Row access is critical to identify worst case timing and cell margins



Source: Ishii, JSSC 2011


1R1W Dual-Port 8T SRAM

- ❑ 6T SRAM + **Dedicated Read Port**
- ❑ Arrays can support:
 - 1 read/1 write concurrently
 - 2 reads concurrently (less common)
- ❑ Common reuse of 6T SRAM bitcell design in the core of this 8T SRAM
- ❑ Simpler array IP design and technology margining due to fewer unique access conditions
- ❑ Single-ended read port → different tradeoffs for read performance
- ❑ 1R1W dual-port SRAM doesn't support two concurrent write operations, but has fewer timing and margin challenges than 2RW dual-port



Single-Ended Small Signal Sensing

- Primary difference between 1R1W 8T SRAM and 1RW 6T SRAM is implementing read sensing scheme without differential bitlines



How are we going to generate this reference?


Obviously, an external analog bias generator is an option.

Can you keep the analog bias noise free routing across the memory?

Can you afford the area/power to integrate analog bias generation closer to the memory?

Large Signal Hierarchical Sensing

- Hierarchical local-global bitlines can be utilized with wide-OR domino circuits to for power-efficient sensing of 1R1W read port
- Keeper circuit contention across interconnect is key technical challenge




Outline

- Embedded Memory Trends
- SRAM: The Embedded Memory Workhorse
- Register Files: Special, High-Performance Memory for “XPU”
- Logic Sequentials: Ultra-Low Voltage Flip-Flops
- System Design: Putting it all together
- Conclusion

Logic Sequentials as Memory

- ❑ Traditional, compact SRAM and multiported memory relies upon ratioed transistors to ensure functionality
 - This is a fundamental limiter to reaching lowest operating voltages!
- ❑ Interruptible Logic Sequentials can be used as memory to take you to even lower voltage operating points



Fully Interruptible Feedback on Latch Elements


Eliminates circuit functionality dependence on ratio between transistors, enabling more reliable operation at low voltage

Vmin Failures in Logic Sequentials

- ❑ Even fully interruptible state elements can fail at lower voltages, depending upon the circuit topology employed
- ❑ For the primary-secondary flip-flop from our example, the typical limiters at lower voltages include:
 - Write-back charge-sharing across the pass-gate
 - Internal min-delay failures related to internal clock slopes


	Standby Vmin	Active Vmin			
Failure Mode	<u>Retention</u>	<u>Write-Back</u>	<u>Write-Disturb</u>	<u>Internal Hold</u>	<u>Scan-Stitch</u>
Description	Lowest static retention voltage under variation	Charge-sharing glitch from secondary latch disturbs primary latch state	Excessive keeper leakage disturbs primary/secondary latch state when keeper loop closes	Min-delay failure between primary and secondary latch	Min-delay failure between bits in internally stitched multi-bit FF scan chain
		Common Limiter		Common Limiter	

Write-back Failure Mechanism



- ❑ Momentary charge-sharing from nk15 node to nk14 can compromise primary latch before clock transitions are complete
- ❑ Typically failing first on higher threshold voltage flip-flops, at low temperature

Internal Min-Delay Failure




- ❑ Glitches through internal passgates during clock transitions also start to cause min-delay failure at secondary latch
- ❑ Typically failing first on lower threshold voltage flip-flops, at high temperature

Clock Optimization at Ultra Low Voltage

Mind the clocks!






All logic sequential failure modes are impacted by clock signal degradation

- Several techniques can extend to lower voltage operation:
 - Local clock driver upsizing and Vth mapping optimization
 - Local clock layout optimization
 - Large Vector flop value grows due to amortizing upsized local clocking



Circuit Topologies for Ultra-low Voltage

- Circuit topology adjustments and restrictions enable lower V_{MIN} :
 - Stacked Device Restrictions
 - High V_{th} Device Usage Restriction
 - Small Device Usage Restrictions
 - Transmission Gate Avoidance
- Results in tradeoffs to area, leakage and capacitance




Outline

- Embedded Memory Trends
- SRAM: The Embedded Memory Workhorse
- Register Files: Special, High-Performance Memory for “XPU”
- Logic Sequentials: Ultra-Low Voltage Flip-Flops
- System Design: Putting it all together
- Conclusion


Supply Voltage Strategies

Single Rail




- Simple, Easy Integration
- Memory can limit Logic operating voltages

Interface Dual Rail



- Allows wide flexibility between Logic/SRAM supply voltages

Array Dual Rail



- Lower array energy
- Supply delta limitations between SRAM/Logic

Logic Supply
SRAM Supply

System Vmin with Single Rail Memory

- “Single Rail” design solutions make sense in applications pursuing energy efficiency with high access rates to memory

Time-0 Vmin




Will this memory work
on my existing system
supply voltage rail?






System Vmin: Some Assembly Required

- Care is required to translate memory Vmin to system Vmin



Aging Effects

- Bias Temperature Instability (BTI) effects drive V_{min} failure mechanisms
 - SRAM Read Stability degrades with NBTI (PMOS weakening)
 - SRAM Write Margin improves with NBTI (PMOS weakening)
- The effect is statistical in nature, and margining for it requires understanding:
 - Technology characteristics (Intrinsic BTI or other aging effects)
 - Stress conditions (voltage, temperature, etc.)
 - Memory array size




Source: Jain, IEDM 2012


Erratic Bits: Random Telegraph Noise

- Erratic bit phenomena have been observed in SRAM and attributed to trapping/detrapping effects that modify transistor threshold voltage
- Depending upon technology optimization, operating voltage range and usage application, voltage guardbands may be required to avoid in-field errors

Distribution of SRAM Array Vmin with Repeated Measurement



Repeated Single Cell Measurement of Erratic Bit



Source: Agostinelli, IEDM 2005

Memory Repair and ECC

- Repair schemes to replace outlier memory cells with alternate cells are an extremely effective approach to mitigate numerous memory failure mechanisms
 - Manufacturing Defects / Yield
 - Minimum Operating Voltage Limiters
 - Performance Outliers
- Error-correcting codes can take bit error rate (BER) reductions further, by fixing 1-2 errors per data word
- 2-4 order of magnitude reductions in BER possible with minimal overhead

Technique	Maximum BER	Protects tags?	Area Overhead		Total Cache Overhead
			Tags	Data	
Proposed (BB +DCR+LD) §	9.8×10^{-5}	Yes	BB: 15% DCR: 6% LD: 4%	DCR: 0.7%	2.2%
Extreme Redundancy**	2.4×10^{-5}	Yes	SC: 6.4% Flops: 0.5%	SC: 6.4% Flops: 0.5%	6.6%
Line Disable § [3]	1.8×10^{-5}	No	4% #	-	0.2% #
ECC† [4]	1.3×10^{-6}	Yes	7% #	7%	6.7% #
Static Redundancy* [2]	4.4×10^{-7}	Yes	SC: 1% # Fuses: 0.12%	SC: 1% # Fuses: 0.12%	1.1% #
Nominal	1.1×10^{-10}	No	-	-	-

§ Up to 1% disabled **1 column repair/KB and 1 row repair/32KB


†1 repair/128 bit *10 repairs/MB

Estimate (not reported), fuse=100× bitcell, flop=10× bitcell

Note: Data portion is 90% of cache area, tag portion is 6% of cache area

Source: Zimmer, ASSCC 2016

A Roadmap to Low Voltage Memory



- ❑ Assisted SRAM enables operation below nominal
- ❑ 2P SRAM, with independent optimization for read/write ports, can go further
- ❑ Optimized Logic Sequentials can reach near-threshold regime

Conclusion

- ❑ Embedded memory usage is increasing due to off-package bandwidth challenges and emerging memory-centric computing models
- ❑ Energy efficiency and low voltage operation of memory elements is a critical consideration for high throughput compute systems of the future
- ❑ A rough roadmap for memory solutions:
 - SRAM designers have tools to take V_{min} below nominal operating voltages
 - Customized, application specific multiport memories can take a further step
 - Logic Sequential arrays can be designed to reach near-threshold operation
- ❑ System designers have additional tools to enable V_{min}
 - Dual-Rail supply schemes
 - V_{min} Repair
 - Error Correcting Code Schemes

References

1. R. Iyer *et al.*, "Advances in Microprocessor Cache Architectures Over the Last 25 Years," in *IEEE Micro*, vol. 41, no. 6, pp. 78-88, 1 Nov.-Dec. 2021, doi: 10.1109/MM.2021.3114903.
2. Shanthi, A. P., <https://www.cs.umd.edu/~meesh/411/CA-online/chapter/memory-hierarchy-design-basics/index.html>
3. Gholami, Amir, <https://medium.com/riselab/ai-and-memory-wall-2cb4265cb0b8>
4. W. Gomes *et al.*, "Ponte Vecchio: A Multi-Tile 3D Stacked Processor for Exascale Computing," *2022 IEEE International Solid- State Circuits Conference (ISSCC)*, 2022, pp. 42-44, doi: 10.1109/ISSCC42614.2022.9731673.
5. J. Wu *et al.*, "3D V-Cache: the Implementation of a Hybrid-Bonded 64MB Stacked Cache for a 7nm x86-64 CPU," *2022 IEEE International Solid- State Circuits Conference (ISSCC)*, 2022, pp. 428-429, doi: 10.1109/ISSCC42614.2022.9731565.
6. G. K. Chen, P. C. Knag, C. Tokunaga and R. K. Krishnamurthy, "An 8-core RISC-V Processor with Compute near Last Level Cache in Intel 4 CMOS," *2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)*, 2022, pp. 68-69, doi: 10.1109/VLSITechnologyandCir46769.2022.9830518.
7. J. H. Kim *et al.*, "Aquabolt-XL: Samsung HBM2-PIM with in-memory processing for ML accelerators and beyond," *2021 IEEE Hot Chips 33 Symposium (HCS)*, 2021, pp. 1-26, doi: 10.1109/HCS52781.2021.9567191.
8. S. Lee *et al.*, "A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications," *2022 IEEE International Solid- State Circuits Conference (ISSCC)*, 2022, pp. 1-3, doi: 10.1109/ISSCC42614.2022.9731711.
9. E. Seevinck, F. J. List and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," in *IEEE Journal of Solid-State Circuits*, vol. 22, no. 5, pp. 748-754, Oct. 1987, doi: 10.1109/JSSC.1987.1052809.
10. S. O. Toh, Z. Guo and B. Nikolić, "Dynamic SRAM stability characterization in 45nm CMOS," *2010 Symposium on VLSI Circuits*, 2010, pp. 35-36, doi: 10.1109/VLSIC.2010.5560259.
11. R. Mann *et al.*, "Impact of circuit assist methods on margin and performance in 6T SRAM," *Solid State Electronics*, 2010, pp. 1398-1407, doi:10.1016/j.sse.2010.06.009
12. Y. Wang *et al.*, "Dynamic behavior of SRAM data retention and a novel transient voltage collapse technique for 0.6V 32nm LP SRAM," *2011 International Electron Devices Meeting*, 2011, pp. 32.1.1-32.1.4, doi: 10.1109/IEDM.2011.6131655.
13. E. Karl, Z. Guo, Y. -G. Ng, J. Keane, U. Bhattacharya and K. Zhang, "The impact of assist-circuit design for 22nm SRAM and beyond," *2012 International Electron Devices Meeting*, 2012, pp. 25.1.1-24.1.4, doi: 10.1109/IEDM.2012.6479099.

References

14. E. Karl *et al.*, "A 4.6 GHz 162 Mb SRAM Design in 22 nm Tri-Gate CMOS Technology With Integrated Read and Write Assist Circuitry," in *IEEE Journal of Solid-State Circuits*, vol. 48, no. 1, pp. 150-158, Jan. 2013, doi: 10.1109/JSSC.2012.2213513.
15. M. -F. Chang, C. -F. Chen, T. -H. Chang, C. -C. Shuai, Y. -Y. Wang and H. Yamauchi, "17.3 A 28nm 256kb 6T-SRAM with 280mV improvement in VMIN using a dual-split-control assist scheme," *2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers*, 2015, pp. 1-3, doi: 10.1109/ISSCC.2015.7063052.
16. D. Kim *et al.*, "Sub-550mV SRAM Design in 22nm FinFET Low Power (22FFL) Technology with Self-Induced Collapse Write Assist," *2018 IEEE Symposium on VLSI Technology*, 2018, pp. 151-152, doi: 10.1109/VLSIT.2018.8510704.
17. Y. -H. Chen *et al.*, "13.5 A 16nm 128Mb SRAM in high-k metal-gate FinFET technology with write-assist circuitry for low-VMIN applications," *2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)*, 2014, pp. 238-239, doi: 10.1109/ISSCC.2014.6757416.
18. Z. Guo, D. Kim, S. Nalam, J. Wiedemer, X. Wang and E. Karl, "A 23.6-Mb/mm² SRAM in 10-nm FinFET Technology With Pulsed-pMOS TVC and Stepped-WL for Low-Voltage Applications," in *IEEE Journal of Solid-State Circuits*, vol. 54, no. 1, pp. 210-216, Jan. 2019, doi: 10.1109/JSSC.2018.2861873.
19. K. Nii *et al.*, "Synchronous Ultra-High-Density 2RW Dual-Port 8T-SRAM With Circumvention of Simultaneous Common-Row-Access," in *IEEE Journal of Solid-State Circuits*, vol. 44, no. 3, pp. 977-986, March 2009, doi: 10.1109/JSSC.2009.2013766.
20. Y. Ishii *et al.*, "A 28 nm Dual-Port SRAM Macro With Screening Circuitry Against Write-Read Disturb Failure Issues," in *IEEE Journal of Solid-State Circuits*, vol. 46, no. 11, pp. 2535-2544, Nov. 2011, doi: 10.1109/JSSC.2011.2164021.
21. J. P. Kulkarni *et al.*, "5.6 Mb/mm² 1R1W 8T SRAM Arrays Operating Down to 560 mV Utilizing Small-Signal Sensing With Charge Shared Bitline and Asymmetric Sense Amplifier in 14 nm FinFET CMOS Technology," in *IEEE Journal of Solid-State Circuits*, vol. 52, no. 1, pp. 229-239, Jan. 2017, doi: 10.1109/JSSC.2016.2607219.
22. S. Vangal *et al.*, "Near-Threshold Voltage Design Techniques for Heterogeneous Manycore System-on-Chips", in *Journal of Low Power Electronics and Applications*, vol. 10, no. 16, May 2020, doi:10.3390/jlpea10020016
23. P. Jain, A. Paul, X. Wang and C. H. Kim, "A 32nm SRAM reliability macro for recovery free evaluation of NBTI and PBTI," *2012 International Electron Devices Meeting*, 2012, pp. 9.7.1-9.7.4, doi: 10.1109/IEDM.2012.6479014.
24. M. Agostinelli *et al.*, "Erratic fluctuations of sram cache vmin at the 90nm process technology node," *IEEE International Electron Devices Meeting, 2005. IEDM Technical Digest.*, 2005, pp. 655-658, doi: 10.1109/IEDM.2005.1609436.

References

25. B. Zimmer, P. -F. Chiu, B. Nikolić and K. Asanović, "Reprogrammable redundancy for cache Vmin reduction in a 28nm RISC-V processor," *2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)*, 2016, pp. 121-124, doi: 10.1109/ASSCC.2016.7844150.